Abstract-we present the design and analysis of a power-efficient cascode-compensated amplifier. The proposed analysis is based on an intuitive approach that simplifies the design of sucn structures. Based on this analysis, an amplifier in UMC 0.18 μm technology is designed. Cascode compensation, along with other power saving techniques, results in a power efficient amplifier with a relatively high figure of merit (1927 MHz·pF/mW) compared with other state of the art realizations.
INTRODUCTION
The rapid expansion of ubiquitous electronic communication has introduced countless battery operated portable devices in the market. These battery operated devices in turn have put stringent requirements on the power efficiency of electronic circuits. Amplifiers are the basic yet the most critical elements of any electronic circuit design. As a result, improving power efficiency of amplifiers continues to remain an active area of research in the field of electronic circuit design.
Most of the electronic circuits use feedback to desensitize the performance from the variations in gain and other amplifier parameters. Feedback relies on high gain, so most of the amplifiers are multi-stage type. As a result, frequency compensation is needed to stabilize the amplifiers. The most basic and widely used technique so far has been the Miller compensation. However, it is not very power efficient. The transconductance efficiency Te is defined by (1) [1] . m L g C GBW Te S 2 (1) It implies that for a given load capacitance, the higher the gain bandwidth product to gm ratio, the higher the transconductance efficiency. By definition, the transconductance efficiency of a single stage amplifier is always unity. A single stage amplifier is however not very practical in applications where relatively higher gain is needed. Consequently, multi-stage amplifiers are of considerable interest. For a Miller-compensated two-stage amplifier, the relationship of gm of second stage with the GBW of amplifier is given by (2) (assuming a phase margin of ~ 60).
As a result, the transconductance efficiency is less than ½ [1] (the gm of the first stage is not included in this calculation).
An important figure of merit for comparing the amplifiers is given by (3) [1] .
Here, C L is the load capacitance, ft is the unity gain frequency of amplifier and P is the power consumption in mW.
The rest of the paper is organized as follow. In section II, we discuss the advantages of cascode-compensated amplifier and give examples from the literature on this type of amplifier. In section III, we present a design-oriented analysis of a cascadecompensated amplifier. Section IV gives the design and simulation results in UMC 0.18 μm technology and compares it with other reported designs. It is followed by a conclusion in section V.
II. REVIEW
A number of papers have addressed the cascode compensation [2] [3] [4] [5] . A major benefit of the cascodecompensated amplifier is its power efficiency. For example in [2] , the authors find that it can achieve 1.8 times more GBW than a Miller-compensated amplifier for the same phase margin and power consumption. Another benefit of the cascodecompensated amplifier is its low area. This is because the compensation capacitor is relatively smaller than the one in the standard Miller-compensated amplifier. A major reason for the above mentioned benefits is that, in cascode compensation, the feed-forward path almost does not exist which improves the stability. Another benefit is that it results in better power supply rejection ratio (PSRR) [6] .
Besides the advantages, there are some limitations as well that will be discussed during the presentation of the design of the amplifier.
The works like [2] [3] [4] [5] have considerable stress on small signal analysis which results in higher mathematical complexity. For example, Aminzadeh et al., in [3] , present an open loop analysis of the cascode amplifier and then derive the parameters of the second-order linear system by equating the transfer function of the amplifier to the transfer function of a standard second-order system. As a result, the approximate expressions for the damping factor and the natural frequency of second order system are obtained. This is valuable information. However, in real design scenario, a more direct and intuitive way of looking at the circuit is often desired.
III. DESIGN-ORIENTED INTUITIVE ANALYSIS
In this section, we present the design-oriented analysis of the cascode-compensated amplifier, whose generic diagram is shown in Fig. 1 . The total impedance (Zt) at node 'a' is the parallel combination of Za and Zp. Za is the impedance of the circuit (made up of M5, Cc, M1, R L and C L ) while Zp is the parasitic impedance (R A || C A ). The behavior of Zp as a function of frequency is straightforward, as it is a resistance in parallel with a capacitance. The behavior of Za is slightly more complex and is sketched in Fig. 3 . To understand the behavior of impedance Za, we apply a test voltage source (with amplitude V) at node 'a' and determine the current that flows into node 'a', which is directly connected to the gate of M1 as well. At very low frequencies, the voltage at the drain of M1 (node 'c') is given by:
Here, g m1 is the transconductance of M1 and R L is the load resistor as shown in Fig. 2 . The impedance at node 'b' is small (just ~1/g m5 ). As a result, the voltage across capacitor Cc is also g m1 .R L . Consequently, the current flowing into node 'a' and Za at low frequencies is given by (5) and (6), respectively:
As shown by (6), Za at low frequencies is capacitive, as shown in Fig. 3 (until point s1) . The compensation capacitor behaves as if its value was multiplied by the second stage gain (~gm 1· R L , see equation (6) , Miller theorem). If we increase the frequency beyond s1, Za does not decrease anymore and becomes constant in magnitude. This is because the load capacitance C L starts to dominate at node 'c'. As a result, the current generated by M1 gets divided between C L and Cc. So the magnitude of the frequency at point s1 must be equal to the frequency of the load pole (point at which C L starts to dominate at node 'c') which is given by (7) (Here Cc is added to C L because it is effectively in parallel with C L ):
The resistance looking into the source of M5 is ~1/gm 5 . It is in series with Cc. If we further increase the frequency, this resistance starts to dominate because the impedance value of Cc becomes less than 1/gm 5 . After point s2, the load capacitance presents relatively low impedance path for current to flow into Cc branch. As a result, the current flowing into node 'a' decreases and the solid line starts to rise. Therefore, the frequency at point s2 is the one at which the impedance of Cc becomes equal to 1/gm 5 . This frequency is given by: From this simple analysis, we find that Zt has at least two poles and one zero. The location of the first pole p1 can be easily calculated by equating Za and Zp at low frequency. The low frequency value of Za is given by (6), while the low frequency value of Zp is just R A . Consequently, p1 is given by: The value of zero z1 is already shown in Fig. 3 . It corresponds to the frequency where Za stops to decrease, as already explained. This zero occurs exactly at the frequency where the load pole occurs.
Just as we found p1 by equating Za and Zp at low frequency, we can determine p2 by equating Za and Zp at higher frequencies (as they cross each other a second time as shown in figure 4 ). The higher frequency value of Zp is simply 1/sC A . The value of Za at frequencies above z1 (in Fig. 4) can be simply calculated from a simplified version of Fig. 2 . At this frequency, R L can be ignored since C L now dominates. As a result, the current that is generated by M1 gets divided between Cc and C L in proportion to the values of these capacitances, so we can write the value of Za value at these frequencies as: Compared to a standard Miller-compensated amplifier, the p2 of this amplifier is a factor (Cc/C A ) higher in frequency. Having determined the impedance Zt at node 'a' we can simply draw an even simplified version of amplifier (see Fig 5) . Since the load pole is cancelled by the zero of Zt, the poles of Zt become the poles of the whole amplifier. Since the amplifier dominant pole is given by (9) , the gain bandwidth is simply:
IV. DESIGN OF A CASCODE-COMPENSATED AMPLIFIER
Having determined the basic behavior of the amplifier, we can embark on the design of an actual one. For this, we fix the required phase margin to be > 60°, and C L to be 3 pF). This means that the non-dominant pole (p2) has to be 2 times higher than the gain bandwidth of the amplifier. This condition is given by (13):
Usually, the load capacitance and GBW are given. In order to minimize the power consumption, C A (the parasitic capacitance at node 'a') has to be minimized. One the one hand, Cc should not be so big that it becomes a significant load on the second stage. On the other hand, it should not be so small that the advantage factor (Cc/C A given by (11)) is lost. The noise specifications for the amplifier will affect the choice of the Cc value. Therefore, the designer should focus on reducing C A as much as possible.
The above mentioned guidelines were used to design the amplifier shown in Fig. 6 and used in a switched-capacitor circuit. There are two clock phases in the circuit, namely ph1 and ph2. The common-mode control and some of the biasing have been omitted for clarity. The dimensions of the amplifier transistors are given in table I. To gain more g m for a given current in the output stage, the output stage is a kind of push-pull stage. Capacitors Cb act as the DC level shift from node 'a' to the gate of the PMOS devices (M8, M11). During clock phase ph1 (reset phase of the amplifier), capacitors Cb are connected to the diodeconnected transistors M7/M12. In the amplifying phase ph2, Cb are connected to the PMOS devices (M8, M11). The effective g m of the output stage is thus the sum of g ms of NMOS and PMOS devices of the 2 nd stage. To get more gain from the amplifier, cascode can be added to the output stage. This helps also in reducing capacitance C A , by eliminating the Miller multiplication of Cgd of M1 and M4. This results however in reduced output amplitude, which is not a problem in some circuits, for example feed-forward sigma delta modulators [7] , etc. The input transistor is sized to lower 1/f noise as much as possible. The nominal tail current is 5 μA. The total current consumption, including the biasing, is 16 μA. With a load of 3 pF, the amplifier achieves a GBW of ~18.5 MHz and a phase margin of 71°, as shown in Fig. 7 . The FOM PWR , as given by (3), comes out to be ~1927. A set of corner simulations were done as well, whose results are shown in Table II . The amplifier layout is given in Fig. 8 . [5] 263 0.18μm [8] 772 0.18μm [9] 423 0.18μm [10] 32 -- [11] 833 65nm [12] 392 0.18μm [13] 596 0.18μm
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V. CONCLUSION
In this paper, we presented an intuitive and design-oriented analysis of a cascade-compensated amplifier. A design example of a power-efficient cascade-compensated amplifier was also given. The proposed amplifier is compared with other published work and shows promising power efficiency.
